PlumX Metrics
Embed PlumX Metrics

Machine Learning-Based Fault Tolerance Techniques for VLSI Circuit Design

Lecture Notes in Electrical Engineering, ISSN: 1876-1119, Vol: 1274 LNEE, Page: 1359-1369
2025
  • 0
    Citations
  • 0
    Usage
  • 1
    Captures
  • 0
    Mentions
  • 0
    Social Media
Metric Options:   Counts1 Year3 Year

Metrics Details

Conference Paper Description

In the dynamic landscape of Very Large-Scale Integration (VLSI) circuit design, the relentless pursuit of enhanced performance and fault tolerance confronts challenges arising from shrinking transistor sizes and heightened component density. This paper explores the integration of machine learning (ML) techniques into VLSI fault tolerance, in a new era of adaptability and resilience. Various ML-driven fault tolerance strategies are investigated, encompassing anomaly detection, supervised learning for fault classification, fault localization and diagnosis, reconfiguration and self-repair mechanisms, predictive maintenance, adaptive testing, and reliability modelling. By leveraging data-driven insights, these techniques promise to revolutionize VLSI circuit design, mitigating the impact of faults and setting the stage for future advancements.

Bibliographic Details

Provide Feedback

Have ideas for a new metric? Would you like to see something else here?Let us know