PlumX Metrics
Embed PlumX Metrics

A 79.3fs Jitter Fractional-N Digital PLL Based on a DTC Chopping Technique

Digest of Technical Papers - Symposium on VLSI Technology, ISSN: 0743-1562, Page: 1-2
2024
  • 1
    Citations
  • 0
    Usage
  • 9
    Captures
  • 0
    Mentions
  • 0
    Social Media
Metric Options:   Counts1 Year3 Year

Metrics Details

Conference Paper Description

This work presents a fractional- N digital PLL leveraging a digital-to-time converter (DTC) chopping technique to improve spectral purity and jitter. By randomly moving the DTC between the reference and divider paths of the PLL, the fractional spurs induced by DTC non-linearity and the DTC flicker noise are suppressed. The synthesizer, fabricated in 28nm CMOS, achieves 79.3fs jitter and -63.6dBc fractional spur at 9.275GHz near-integer channels.

Bibliographic Details

Riccardo Moleri; Simone Mattia Dartizio; Michele Rossoni; Giacomo Castoro; Francesco Tesolin; Carlo Samori; Andrea Leonardo Lacaita; Salvatore Levantino; Dmytro Cherniak

Institute of Electrical and Electronics Engineers (IEEE)

Engineering

Provide Feedback

Have ideas for a new metric? Would you like to see something else here?Let us know