Fast FPGA-based fault injection tool for embedded processors

Citation data:

International Symposium on Quality Electronic Design (ISQED), ISSN: 1948-3287, Page: 476-480

Publication Year:
Usage 21
Abstract Views 21
Captures 22
Readers 22
Citations 12
Citation Indexes 12
Repository URL:;
Shirazi, Mohammad Shokrolah; Morris, Brendan; Selvaraj, Henry
Institute of Electrical and Electronics Engineers (IEEE); isQED
Computer Science; Engineering; Fault injection methods; FPGA; SEU faults; Fault injection methods; FPGA; SEU faults; Controls and Control Theory; Electrical and Computer Engineering; Electrical and Electronics; Electronic Devices and Semiconductor Manufacturing; Power and Energy; Signal Processing
conference paper description
FPGA-based fault injection methods have recently become more popular since they provide high speed in fault injection experiments. During each fault injection experiment, FPGA should send data related with observation points back to host computer for fault tolerant analysis. Since there is high data volume, FPGA should spend most of its time in communication. In this paper, we solve this problem by bringing all parts of fault injection tool inside FPGA. The area overhead problem related with observation data is obviated by using simple observation circuit. As case study, we injected 6400 SEU faults into OpensRISC 1200 processor over the Cyclone II FPGA. Results show that our fault injection experiments are done more than 400 times faster than one of the traditional FPGA based fault injection methods with only 5% area overhead. © 2013 IEEE.