Active common-mode voltage reduction in a fault-tolerant three-phase inverter

Citation data:

2016 IEEE Applied Power Electronics Conference and Exposition (APEC), Vol: 2016-May, Page: 2821-2825

Publication Year:
Usage 6
Abstract Views 6
Captures 5
Readers 5
Repository URL:
Mohammadi, Danyal; Ahmed-Zaid, Said
Institute of Electrical and Electronics Engineers (IEEE)
Engineering; circuit faults; topology; inverters; fault tolerance; fault tolerant systems; switches; thyristors; Electrical and Computer Engineering
conference paper description
A fault-tolerant topology in a three-phase four-leg inverter which is capable of reducing the common-mode voltage (CMV) during the post-fault condition is presented. The CMV during both post-fault and pre-fault is investigated. This paper proposes a topology to reduce the common-mode voltage during pre- and post-fault operation of the inverter by using the healthy switches. The accompanying simulation results verify the common-mode current reduction during the fault period.