Etching mechanism of high-aspect-ratio array structure
Microelectronic Engineering, ISSN: 0167-9317, Vol: 279, Page: 112060
2023
- 4Citations
- 4Captures
Metric Options: Counts1 Year3 YearSelecting the 1-year or 3-year option will change the metrics count to percentiles, illustrating how an article or review compares to other articles or reviews within the selected time period in the same journal. Selecting the 1-year option compares the metrics against other articles/reviews that were also published in the same calendar year. Selecting the 3-year option compares the metrics against other articles/reviews that were also published in the same calendar year plus the two years prior.
Example: if you select the 1-year option for an article published in 2019 and a metric category shows 90%, that means that the article or review is performing better than 90% of the other articles/reviews published in that journal in 2019. If you select the 3-year option for the same article published in 2019 and the metric category shows 90%, that means that the article or review is performing better than 90% of the other articles/reviews published in that journal in 2019, 2018 and 2017.
Citation Benchmarking is provided by Scopus and SciVal and is different from the metrics context provided by PlumX Metrics.
Example: if you select the 1-year option for an article published in 2019 and a metric category shows 90%, that means that the article or review is performing better than 90% of the other articles/reviews published in that journal in 2019. If you select the 3-year option for the same article published in 2019 and the metric category shows 90%, that means that the article or review is performing better than 90% of the other articles/reviews published in that journal in 2019, 2018 and 2017.
Citation Benchmarking is provided by Scopus and SciVal and is different from the metrics context provided by PlumX Metrics.
Article Description
Through-Silicon-Via (TSV) is an significant technology that is being widely employed in micro-electro-mechanical system (MEMS) manufactories. However, it is remain challenging to obtain a deep silicon etching with vertical-angle and smooth-sidewall characterizes by silicon-etching anisotropy through TSV technology. Herein, we use inductively coupled plasma (ICP) to obtain the deep silicon etching anisotropy. Chamber pressure, Bosch process cycles, bias powers, and the size of the etching pattern, which are the critical controllable process parameters, have been investigated to achieve the silicon-etching anisotropy. The results reveal that the sidewall angle of the array structure becomes increasingly slanted while raising chamber pressure from 2 to 15 Pa in the SF 6 etching process of the first step of the cycle in the Bosch process. As the cycles increase from 60 to 240 cycles at the bias power of 100 w, the anisotropy decreases from 0.80 to 0.5. With RF bias powers rise from 200 to 400 w, the anisotropy enhances from 0.80 to 0.94. Due to the collision of active ions with each other, the sidewall angle and anisotropy of a high aspect-ratio array structure severely depend on the incidence angle of the active ions. The “Si etching balance model” has been established for the fabrication of TSV.
Bibliographic Details
http://www.sciencedirect.com/science/article/pii/S0167931723001259; http://dx.doi.org/10.1016/j.mee.2023.112060; http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=85164222811&origin=inward; https://linkinghub.elsevier.com/retrieve/pii/S0167931723001259; https://dx.doi.org/10.1016/j.mee.2023.112060
Elsevier BV
Provide Feedback
Have ideas for a new metric? Would you like to see something else here?Let us know