PlumX Metrics
Embed PlumX Metrics

Analysis of compressor architectures in MOS current-mode logic

2010 IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2010 - Proceedings, Page: 13-16
2010
  • 10
    Citations
  • 0
    Usage
  • 2
    Captures
  • 0
    Mentions
  • 0
    Social Media
Metric Options:   Counts1 Year3 Year

Metrics Details

  • Citations
    10
    • Citation Indexes
      10
  • Captures
    2

Conference Paper Description

This paper is concerned with the design and the comparison of different compressor architectures for high performance multipliers in MOS current-mode logic (MCML). More specifically, three architectures have been designed for 3-2, 4-2 and 5-2 compressors and two architectures for 7-2 compressors. The various implementations for each type of compressor have been compared one another. This investigation indicates that the architectures based exclusively on three-level MCML gates are the most suitable for MCML implementation in terms of speed, power consumption and area. Design guidelines are provided to improve compressor performance. All the compressors were designed in a TSMC 180nm CMOS technology. ©2010 IEEE.

Bibliographic Details

Provide Feedback

Have ideas for a new metric? Would you like to see something else here?Let us know